Central Processing Unit - general register organization, stack organization, instruction formats, addressing modes, RISC and CISC architectures - Question Bank

1. In a stack organization, if a PUSH operation is performed when the stack is full, it results in:
A) A stack underflow error
B) A stack overflow error
C) The oldest element being overwritten
D) The operation being ignored
2. Which of the following is NOT a common addressing mode?
A) Immediate
B) Direct
C) Indirect
D) Parallel
3. What is the primary goal of CISC architecture?
A) To simplify hardware by using a small set of basic instructions.
B) To reduce the average number of instructions per program by having complex instructions.
C) To achieve single-cycle execution for all instructions.
D) To maximize the number of general-purpose registers.
4. In a general register organization, which register typically holds the address of the next instruction to be executed?
A) Stack Pointer (SP)
B) Program Counter (PC)
C) Instruction Register (IR)
D) Accumulator (ACC)
5. Which addressing mode is often implemented using a combination of a base register and an index register?
A) Immediate
B) Direct
C) Indexed Addressing
D) Relative Addressing
6. What is the main advantage of RISC's fixed-length instruction format?
A) Allows for more complex instructions.
B) Simplifies instruction fetching and decoding, aiding pipelining.
C) Reduces the amount of memory needed for programs.
D) Increases the number of available addressing modes.
7. In a typical instruction format, the 'operand' field specifies:
A) The operation to be performed.
B) The address or value of the data to be operated on.
C) The number of clock cycles required.
D) The destination register.
8. Which type of CPU organization typically uses the fewest registers?
A) General Register Organization
B) Stack Organization
C) Accumulator-Based Organization
D) RISC
9. What does 'auto-increment' addressing mode do?
A) It adds an offset to the program counter.
B) It adds an offset to a base register and then increments the base register.
C) It uses the content of a register as the address and then increments the register.
D) It uses the operand directly from the instruction.
10. In CISC, what is the typical role of microprogramming?
A) To simplify instruction decoding for RISC processors.
B) To implement the complex instruction set using sequences of simpler micro-operations.
C) To manage the stack pointer efficiently.
D) To perform arithmetic and logical operations.
11. Which of the following is a characteristic of stack-based virtual machines (e.g., JVM)?
A) Extensive use of general-purpose registers.
B) Instructions implicitly operate on the top elements of the stack.
C) Requires explicit memory addressing for all operands.
D) Primarily uses CISC principles.
12. What is a 'stack frame' or 'activation record' in the context of stack organization?
A) A single element pushed onto the stack.
B) A block of memory on the stack used to store parameters, local variables, and return addresses for a function call.
C) The current value of the stack pointer.
D) The base address of the stack in memory.
13. In RISC, the emphasis on simple instructions often leads to:
A) More complex hardware design.
B) Increased reliance on the compiler to generate efficient code.
C) Longer program lengths.
D) Slower execution speeds.
14. A 'control unit' in a CPU is primarily responsible for:
A) Performing arithmetic and logical operations.
B) Storing data temporarily.
C) Generating control signals to direct the operation of other CPU components.
D) Managing memory addresses.
15. What is the purpose of the 'addressing mode' field in an instruction?
A) To specify the operation to be performed.
B) To indicate how to locate the operand(s).
C) To determine the number of clock cycles for execution.
D) To specify the size of the data being processed.
16. In a CPU with general register organization, what is the benefit of having multiple registers?
A) They are used exclusively for I/O operations.
B) They allow for more efficient handling of interrupts.
C) They reduce the need for frequent memory accesses, speeding up computation.
D) They store the operating system's bootloader.
17. CISC instructions are often designed to:
A) Be simple and execute in a single clock cycle
B) Reduce the number of instructions needed to perform a task
C) Rely heavily on compiler optimizations for efficiency
D) Use a fixed-length format for all instructions
18. Which addressing mode is used when the operand is part of the instruction itself?
A) Direct Addressing
B) Indirect Addressing
C) Immediate Addressing
D) Register Addressing
19. What is the primary objective of the Load/Store architecture found in RISC?
A) To allow most operations to directly access memory
B) To restrict memory access to only Load and Store instructions
C) To increase the number of instructions available
D) To simplify compiler design
20. In a stack organization, the top of the stack is usually managed by:
A) The Program Counter
B) The Instruction Register
C) The Stack Pointer
D) The Accumulator
21. What is the 'base register addressing' mode?
A) The operand address is directly given in the instruction.
B) The operand address is the content of a specified register.
C) The operand address is the sum of the content of a base register and an offset.
D) The operand address is calculated relative to the program counter.
22. Which of the following instruction formats is most likely to be found in a RISC architecture?
A) Variable length, multiple addressing modes
B) Fixed length, few addressing modes
C) Complex opcodes, implicit operands
D) Register-memory operations
23. What is a 'microinstruction' typically associated with?
A) RISC architecture
B) CISC architecture's complex instruction execution
C) Stack organization's implicit operations
D) General register organization's data paths
24. In a general register organization, what is the role of the Instruction Register (IR)?
A) To hold the address of the next instruction
B) To hold the current instruction being decoded and executed
C) To store the results of ALU operations
D) To manage the stack pointer
25. Which addressing mode uses the content of a register plus an offset to find the operand?
A) Direct
B) Indirect
C) Indexed
D) Immediate
26. What is the main advantage of RISC over CISC in terms of instruction execution?
A) Fewer instructions are needed for complex tasks
B) Simpler instruction decoding and faster execution due to regularity
C) More direct mapping to high-level language constructs
D) Lower power consumption per instruction
27. In a stack organization, the 'POP' operation typically performs which action?
A) Adds an element to the top of the stack
B) Retrieves and removes the element from the top of the stack
C) Inserts an element at the bottom of the stack
D) Moves the stack pointer to the beginning of the stack
28. Which architecture typically has a larger number of addressing modes?
A) RISC
B) CISC
C) Stack Organization
D) General Register Organization (uniformly)
29. What is 'relative addressing'?
A) The operand's address is the content of a register
B) The operand's address is calculated by adding an offset to the Program Counter
C) The operand's address is directly specified in the instruction
D) The operand is part of the instruction itself
30. In a register-memory architecture (common in CISC), what is a typical operation?
A) Load data from memory to register, perform operation, store result back to memory
B) Perform operations directly on memory locations
C) Only perform operations on data already in registers
D) Fetch instruction, execute on register, discard result
31. What is the primary role of the Program Counter (PC) in a CPU, regardless of its organization?
A) To store the result of the last arithmetic operation
B) To hold the address of the next instruction to be fetched
C) To manage the stack pointer
D) To store the current instruction being executed
32. A key design principle of CISC architecture is to:
A) Minimize the number of instructions
B) Simplify the hardware by relying on compilers
C) Reduce the gap between hardware and high-level language constructs
D) Achieve single-cycle instruction execution
33. Which addressing mode is often used for accessing elements in arrays or tables?
A) Immediate
B) Direct
C) Indexed
D) Implied
34. What is the 'stack pointer' (SP) in a stack organization?
A) A register holding the base address of the stack
B) A register pointing to the next available memory location for a PUSH operation
C) A register indicating the size of the stack
D) A register used for temporary data storage within the stack
35. RISC processors generally aim to execute most instructions in how many clock cycles?
A) Multiple clock cycles
B) One clock cycle
C) Variable clock cycles depending on complexity
D) Zero clock cycles
36. What does 'direct addressing' mean in the context of instruction formats?
A) The instruction itself contains the operand
B) The instruction contains the memory address of the operand
C) The instruction uses a register to hold the operand's address
D) The operand's address is calculated relative to the program counter
37. In a general register organization, a common approach is to use registers as:
A) Temporary storage for the operating system
B) A cache for frequently used instructions
C) Accumulators, index registers, and general-purpose storage
D) Memory addresses for virtual memory management
38. Which of the following is a characteristic of CISC instruction sets?
A) Emphasis on compiler optimization
B) Designed for simplicity and speed of execution
C) Variable instruction lengths
D) Load/Store architecture
39. What is a 'zero-address instruction' often associated with?
A) General register organization
B) Stack organization
C) CISC architecture
D) Direct addressing
40. In RISC architecture, how are complex operations typically handled?
A) Through single, powerful instructions
B) By combining multiple simple instructions
C) Using microcode routines
D) By offloading to specialized co-processors
41. Which addressing mode involves adding an offset to a base register value to determine the operand's address?
A) Direct Addressing
B) Indirect Addressing
C) Indexed Addressing
D) Relative Addressing
42. What is the main advantage of using a general register organization?
A) Simpler control unit design
B) Reduced instruction length
C) Increased flexibility and efficiency in instruction execution
D) Elimination of the need for a program counter
43. In a stack organization, the 'PUSH' operation typically performs which action?
A) Retrieves data from the top of the stack
B) Adds a new element to the top of the stack
C) Removes the top element from the stack
D) Moves the stack pointer to the next available memory location
44. CISC (Complex Instruction Set Computer) architectures typically feature:
A) Fixed-length instructions
B) Pipelining as the primary execution strategy
C) Instructions that can perform multiple low-level operations
D) A large number of general-purpose registers
45. What is a primary characteristic of RISC (Reduced Instruction Set Computer) architecture?
A) A large number of complex instructions
B) Instructions that take multiple clock cycles to execute
C) A small, highly optimized set of instructions
D) Extensive use of microcode for instruction execution
46. Which addressing mode uses a register that contains the address of the operand?
A) Immediate Addressing
B) Direct Addressing
C) Register Indirect Addressing
D) Indexed Addressing
47. What is an 'implied' addressing mode?
A) The operand is specified by an address in memory
B) The operand is part of the instruction itself
C) The operand is implicitly defined by the opcode (e.g., stack)
D) The operand's address is calculated using a base register
48. In instruction formats, what does the opcode specify?
A) The memory address of the operand
B) The operation to be performed by the CPU
C) The number of operands involved
D) The addressing mode to be used
49. Which part of the CPU is responsible for fetching, decoding, and executing instructions?
A) Arithmetic Logic Unit (ALU)
B) Control Unit (CU)
C) Memory Management Unit (MMU)
D) Input/Output Controller
50. What is a common characteristic of a stack organized computer?
A) It uses a large number of general-purpose registers
B) Instructions operate implicitly on the top elements of a stack
C) It requires explicit addressing modes for all operands
D) It is primarily used for floating-point calculations
All Question Banks
E-Book Central Processing Unit - general register organization, stack organization, instruction formats, addressing modes, RISC and CISC architectures One Line Questions Central Processing Unit - general register organization, stack organization, instruction formats, addressing modes, RISC and CISC architectures Online Test Central Processing Unit - general register organization, stack organization, instruction formats, addressing modes, RISC and CISC architectures